### (19)日本国特許庁(JP)

# (12) 公開特許公報(A)

(11)特許出願公開番号 特開2001-67133 (P2001-67133A)

(43)公開日 平成13年3月16日(2001.3.16)

(51) Int.Cl. <sup>7</sup>		識別記号	FΙ			テーマコード(参考)
G 0 5 F	1/618	3 1 0	G 0 5 F	1/618	310	5 C 0 0 6
G 0 9 G	3/36		G 0 9 G	3/36		5 H 4 3 0

審査請求 未請求 請求項の数1 〇L (全 6 頁)


(21)出願番号	特願平11-242509	(71)出願人 000116024
		ローム株式会社
(22)出願日	平成11年8月30日(1999.8.30)	京都府京都市右京区西院溝崎町21番地
		(72)発明者 田中 寿昌
		京都市右京区西院溝崎町21番地 ローム株
		式会社内
	•	(74)代理人 100083231
		弁理士 紋田 賊 (外1名)
		Fターム(参考) 50006 AF51 BF14 BF25 BF32 BF43
		FA31 FA47
	·	5H430 BB03 BB09 BB11 EE06 EE07
		FF01 FF13 CG05 HH03 HH07
		יטתו כטתו כטלו כיטט דרוז ויטרו
		,

## (54) 【発明の名称】 電源回路

## (57) 【要約】

【課題】 ボルテージフォロワの出力段を構成する電源 回路において、出力電圧へのノイズ成分の除去能力を向上し、容量性負荷の駆動能力を大きくすると共に、低消 費電力化も合わせて達成する。

【解決手段】 電源間に第1スイッチング素子Q11と第2スイッチング素子Q12を設ける。入力電圧Vinと出力電圧Voとを比較CP11し、この出力電圧Voが入力電圧Vinを上回るときに、第1スイッチング素子Q11を導通させる。また、参照電圧Vrefと出力電圧Voとを比較CP12し、この出力電圧Voが前記参照電圧Vrefを下回るときに、前記第2スイッチング素子Q12を導通させる。この差動増幅器CP12の動作にヒステリシス特性を持たせる。



### 【特許請求の範囲】

【請求項1】 出力端子と第1電源間に接続された第1 スイッチング素子と、

第2電源と前記出力端子間に接続された第2スイッチング素子と、

入力電圧と前記出力端子の出力電圧とを比較し、この出力電圧が入力電圧を上回るときに、前記第1スイッチング素子を導通させる第1比較器と、

参照電圧と前記出力電圧とを比較し、この出力電圧が前記参照電圧を下回るときに、前記第2スイッチング素子 10を導通させる第2比較器とを備え、

該第2比較器の動作にヒステリシス特性を持たせたこと を特徴とする電源回路。

### 【発明の詳細な説明】

[0001]

【発明の属する技術分野】本発明は、設定された電圧を インピーダンス変換して出力する電源回路、特に複数の 電圧を必要とする液晶表示装置に好適な電源回路に関す る

【0002】携帯電話やページャなどの携帯機器用の表 20 示装置として、液晶表示装置が使用されている。液晶表示装置では、複数のバイアス電圧を用いてデューティ駆動する図5に示すような駆動回路が用いられ、多くの表示素子を駆動できるようにしている。

【0003】図5の液晶表示装置は、電源電圧 V d d と 接地電圧 E との間に、直列に接続された各々1 M Ω 程の 抵抗で分圧して複数のバイアス電圧を発生するバイアス 回路部51と、発生された各バイアス電圧をインピーダンス変換して出力するためのボルテージフォロワ521~523を有するバッファ回路部52と、バッファ回路 30部の出力電圧を表示データなどに応じて点灯すべき液晶表示素子541の電極に選択して印加するための選択回路部53と、複数の液晶表示素子541から表示パターンが形成される表示パネル部54から構成されている。

【0004】そして、複数のバイアス電圧によるデューティ駆動を行うことにより、表示パネル部54上の多数の液晶表示素子の電極間に印加された電圧が所定値以上のもののみを点灯表示することができる。

【0005】このように構成された液晶表示装置では、特に使用時間をできるだけ長くするために低消費電力化 40 と、負荷容量が大きい場合にも駆動波形の鈍化を防止し表示品位を保つために容量性負荷を駆動する駆動力の向上が必要である。

【0006】このため、従来、バッファ回路部のボルテージフォロワの出力段を構成する電源回路として、図6,図7のような回路が用いられている。

【0007】図6において、電源電圧Vddと接地電圧 E間に定電流源 I 61とNチャンネル形のMOSFET Q61とが直列に接続され、その接続点から出力電圧Voが出力される。また、差動増幅器CP61が設けら れ、その反転入力端子-に入力電圧Vinが入力され、 非反転入力端子+に出力電圧Voが入力され、出力がMOSFETQ61のゲートに印加される。

【0008】この図6の電源回路において、定電流源!61から常時定電流i1が供給される一方、入力電圧Vinと出力電圧Voとが差動増幅器CP61で比較され、その比較結果でMOSFETQ61が導通制御されている。このため、出力電圧Voは入力電圧Vinに等しくなるように制御されることになる。

【0009】ところで、液晶表示装置の駆動回路においては、容量性負荷を種々の電圧値のバイアス電圧を組み合わせて駆動することから、出力電圧Voが押し上げられたり、引き下げられたりする。いずれの原因にしても、出力電圧Voが所定の値から変動することになる。以後、この変動方向が正方向のものを正ノイズ(Hノイズ)、変動方向が負方向のものを負ノイズ(Lノイズ)とする。

【0010】さて、図6の電源回路では、Hノイズが発生し出力電圧Voが上昇すると、差動増幅器CP61の出力電圧によりMOSFETQ61が制御され、上昇した出力電圧Voを低下させ、出力電圧Voが入力電圧Vinになった時点で動作が停止する。従って、その上昇した出力電圧Voを低下させる能力はMOSFETQ61のドライブ能力に依って定まることになる。

【0011】一方、Lノイズが発生し出力電圧Voが低下すると、まず差動増幅器CP61の出力電圧によりMOSFETQ61が制御される。そして、定電流源I61を通して定電流i1が注入され、時間の経過につれて出力電圧Voが上昇していく。そして、出力電圧Voが入力電圧Vinに等しくなったときに、差動増幅器CP61の出力がハイレベルとなりMOSFETQ61が導通して、常に出力電圧Voが入力電圧Vinに等しくなるように制御される。従って、その低下した出力電圧Voを上昇させる能力は定電流源I61のi1の大きさに依って定まることになる。

【0012】そして、この出力電圧 V o を入力電圧 V i n に等しく保つために、MOSFETQ61は定電流源 I 61の i 1を定常的に流し続けることになる。

【0013】このように出力電圧のノイズ成分、特に負ノイズ成分を低くするためには、定電流源 I 61の i 1を大きくする必要があるが、このことは液晶表示装置における大きな目標である低消費電力化と相反する状態になる。

【0014】図7は、このような図6における問題を改善する従来の電源回路であり、図6における定電流源 I61に並列に、Pチャンネル形MOSFETQ62と定電流源 I62の直列回路を設けたものである。その他の構成、作用は図6におけると同様である。

【0015】図7で、出力電圧Voにノイズの乗りやすいタイミング時に定期的に、MOSFETQ62のゲー

วบ

トにオン制御信号を与えて、MOSFETQ62を導通させ、定電流源 | 62の定電流 i 2を定電流源 | 61の定電流 i 1に重畳させる。これにより、特にLノイズ時の対応能力を高めようとするものである。

【0016】しかし、MOSFETQ62の導通は、出力電圧Voへのノイズ成分の有無に関わらず、定期的に行われるものであるため、Lノイズ時の対応能力は多少は改善されるものの、基本的な解決手段とはなり得ないものであった。

### [0017]

【発明が解決しようとする課題】このように、従来の電源回路では、出力電圧のノイズ成分、特に負ノイズ成分を低くするためには、定電流源の電流値を大きくする必要があるが、このことは電源回路の低消費電力化と相反する状態になってしまうと言う問題があった。

【0018】そこで、本発明は、ボルテージフォロワの 出力段を構成する電源回路において、出力電圧へのノイ ズ成分の除去能力を向上し、容量性負荷の駆動能力を大 きくすると共に、低消費電力化も合わせて達成できる電 源回路を提供することを目的とする。

### [0019]

【課題を解決するための手段】請求項1の電源回路は、出力端子と第1電源E間に接続された第1スイッチング素子Q11と、第2電源Vddと前記出力端子間に接続された第2スイッチング素子Q12と、入力電圧Vinと前記出力端子の出力電圧Voとを比較し、この出力電圧Voが入力電圧Vinを上回るときに、前記第1スイッチング素子Q11を導通させる第1比較器CP11と、参照電圧Vrefと前記出力電圧Voとを比較し、この出力電圧Voが前記参照電圧Vrefを下回るとき 30に、前記第2スイッチング素子Q12を導通させる第2比較器CP12とを備え、該第2比較器CP12の動作にヒステリシス特性を持たせたことを特徴とする。

【0020】請求項1の電源回路によれば、出力電圧Voを上昇させる時に第2スイッチング素子Q12を導通させるから、従来の定電流型電源回路に比べて、負荷駆動能力が著しく向上する。

【0021】また、第2スイッチング素子Q12を設け、且つこの第2スイッチング素子Q12の導通/非導通を制御する比較器CP12にヒステリシス特性を持た 40せたことにより、ノイズ成分の除去能力を向上することができると共に、出力電圧における歪み成分を極めて小さくすることができる。

【0022】また、第1スイッチング素子Q11と第2スイッチング素子Q12とをそれぞれ比較器CP11, 比較器CP12で同時に導通することがないように制御することで、電源間の貫通電流が発生することはなく、併せて負荷が容量性負荷の場合には消費電力はほとんど無視できるから、低消費電力化が図られる。

### [0023]

【発明の実施の形態】以下、本発明の実施例について、 図1~図4を参照して説明する。

【0024】図1は、本発明の実施例に係る電源回路を示す図である。この図1において、電源電圧Vddと接地電圧E間にPチャンネル形のMOSFETQ12とNチャンネル形のMOSFETQ11が直列に接続され、この接続点Aから出力電圧Voが出力される。このMOSFETQ12が負荷に給電するスイッチとして機能し、MOSFETQ11が吸収するためのスイッチとして機能する。そして、差動増幅器CP11の反転入力端子ーに入力電圧Vinが入力され、非反転入力端子+に出力電圧Voが入力され、比較器として機能し、その出力がMOSFETQ11のゲートに印加される。

【0025】また、差動増幅器CP12の反転入力端子ーには参照電圧Vref1あるいはVref2が入力され、非反転入力端子+には出力電圧Voが入力され、比較器として機能し、その出力(C点電位)がMOSFETQ12のゲートに印加される。そして、電源電圧Vddと接地電圧E間との間に抵抗R11と抵抗R12が直2の 列接続され、抵抗R13とNチャンネル形MOSFETQ13の直列回路が抵抗R12に並列接続されている。したがって、参照電圧であるB点電位は、MOSFETQ13の導通/非導通に応じて、参照電圧としてVref1あるいはVref2の2つの値のいずれかの値を取る。

【0026】そして、このMOSFETQ13のゲートには、C点電位、すなわち差動増幅器CP12の出力電位が入力されるから、差動増幅器CP12は出力電圧Voに関して、ヒステリシス特性を持つことになる。

【0027】さて、この図1の電源回路の動作を、図2の特性図を参照しつつ説明する。まず、通常時の状態は、出力電圧Voは入力電圧Vinとほぼ等しい電圧値にあり、MOSFETQ12はオフ状態、MOSFETQ11は不定(オンの場合もあるし、オフの場合もあり得る)の状態にある。差動増幅器CP12の出力はHレベルにあり、MOSFETQ13はオン状態で、B点電位は低い電位の参照電圧Vref2となっている。

【0028】この電源回路の考え方を理解しやすくするために、これらの各電圧の関係を整理し、かつ仮定の具体的電位を設定すると、次のようになる。

Vin (3.0V) = 定常時のVo=Vref1>Vref2 (2.7V)

【0029】この通常時の状態から、出力電圧VoにLノイズが重畳される(t1)と、出力電圧Voは低下していき、そのときの参照電圧Vref2まで低下すると、差動増幅器CP12の動作状態が反転し、その出力がLレベルになる。したがって、MOSFETQ12がオフからオン状態になり、電源電圧Vddから負荷に電流が供給され始める。また、この時、MOSFETQ13がオンからオフ状態になり、高い参照電圧Vref1

が差動増幅器CP12に供給される。

【0030】Lノイズのエネルギーが大きい場合には、出力電圧Voは参照電圧Vref2を越えてさらに低下し、時点t2で上昇に転じる。この時、高い参照電圧Vref1となっているので、電源電圧VddからMOSFETQ12を介して電流が供給され続け、出力電圧Voが上昇を続ける。

【0031】そして、出力電圧Voが高い参照電圧Vref1となった時点t3で、差動増幅器CP12の出力がHレベルに反転し、MOSFETQ12がオプし、M 10OSFETQ13がオンし、低い参照電圧Vref2となり、通常の動作状態に復帰する。

【0032】つまり、出力電圧Voに関して差動増幅器 CP12が、ヒステリシス動作を行っている。

【0033】次に、通常時の動作状態から、出力電圧VoにHノイズが重畳される(t4)と、出力電圧Voは上昇していく。この時、出力電圧Voが入力電圧Vinを越えたときに、差動増幅器CP11の出力はHレベルとなるので、MOSFETQ11がオンしている。

【0034】Hノイズのエネルギーにより、出力電圧 Voは入力電圧 Vinより高い電圧まで上昇し、時点 t5で降下に転じる。その後、出力電圧 Voは降下を続けて、入力電圧 Vinと等しくなった時点 t6で、MOSFETQ11がオフして、定常状態に回復する。

【0035】本発明の実施例は、以上のように動作するが、この実施例の1つの特徴である差動増幅器CP12のヒステリシスの作用について、理解を明確にするために、ヒステリシスを有さない参考例について、図3及び図4を用いて、説明する。

【0036】この参考例は、図1,図2の本発明の実施例と比較して、参照電圧を高低の2値に切り替える点が無いだけで、その他は同じである。

【0037】さて、この参考例において、出力電圧Voが入力電圧Vinにある通常の動作状態から、出力電圧VoにLノイズが重畳される(t1)と、出力電圧Voは低下していき、参照電圧Vrefまで低下すると、差動増幅器CP12の動作状態が反転し、その出力がLレベルになる。したがって、MOSFETQ12がオフからオン状態になり、電源電圧Vddから負荷に電流が供給され始める。

【0038】Lノイズのエネルギーにより、出力電圧 Voは参照電圧 Vrefを越えてさらに低下し、時点t2で上昇に転じる。

【0039】そして、出力電圧Voが参照電圧となった時点 t 3 で、差動増幅器CP12の出力がHレベルに反転し、MOSFETQ12がオフする。従って、出力電圧Voは定常動作状態より低い電圧Vrefに留まった状態となる。

【0040】次に、この出力電圧Voが定常動作状態より低い電圧Vrefに留まった状態から、出力電圧Vo 50

にHノイズが重畳される(t4)と、出力電圧Voは上昇していく。そして、出力電圧Voが入力電圧Vinを越えたときに、差動増幅器CP11の出力がHレベルとなるので、MOSFETQ11がオンする。

【0041】Hノイズのエネルギーにより、出力電圧Voは入力電圧Vinより高い電圧まで上昇し、時点t5で降下に転じる。その後、出力電圧Voは降下を続けて、入力電圧Vinと等しくなった時点t6で、MOSFETQ11がオフして、定常状態に回復する。

【0042】このように、差動増幅器CP12の動作にヒステリシスを持たない参考例では、一旦Lノイズに見舞われると、出力電圧Voは参照電圧Vrefまでしか回復できない。図4の説明のようにHノイズがいつも到来してくれる訳ではなく、ヒステリシスを持たない場合には、どうしてもLノイズに依る歪み分(Vin-Vref)が残ってしまうことになる。

【0043】この場合、参照電圧Vrefを入力電圧Vinに等しくする、あるいは近づけることが考えられるかも知れないが、電圧の設定誤差や、構成素子の特性のばらつきなどのために、安定した動作を確保することが難しく、MOSFETQ11とMOSFETQ12とが同時に導通し、いわゆる貫通電流が電源間に流れることにもなる。このようなことを避けるために、参照電圧Vrefを入力電圧Vinより少し低い値に設定せざるを得ないことになる。

【0044】本発明実施例の電源回路によれば、負荷に 給電したり、低下した出力電圧 Voを上昇させる時にの みMOSFETQ12をオン状態にするからそのインピーダンスを極めて小さくすることができる。このため、 従来の定電流回路を用いた給電経路に比べて大きな電流を流すことができるから、高容量性負荷等の負荷駆動能力を高めることができる。

【0045】また、この給電側のMOSFETQ12のオン・オフを制御する差動増幅器CP12にヒステリシス特性を持たせているから、Hノイズ成分あるいはLノイズ成分のどちらのノイズに対しても、その除去能力を向上することができる。そして、出力電圧Voを正負いずれの方向からでも所定の電圧(Vin)にセットすることができるので、出力電圧Voにおける歪み成分を極めて小さくできる。

【0046】また、給電側のMOSFETQ12と吸収 側のMOSFETQ11とをそれぞれ差動増幅器CP1 1、差動増幅器CP12で同時に導通することがないように制御することで、電源間の貫通電流が発生することはない。また、併せて負荷が容量性負荷の場合には消費電力はほとんど無視できる。したがって、電源回路の低消費電力化が図られるし、回路装置のレイアウト寸法も小さくすることができる。

[0047]

【発明の効果】本発明の電源回路によれば、出力電圧V

oを上昇させる時に第2スイッチング累子を導通させる から、従来の定電流型電源回路に比べて、負荷駆動能力 が著しく向上する。

【0048】また、第2スイッチング素子の導通/非導通を制御する比較器にヒステリシス特性を持たせたことにより、ノイズ成分の除去能力を向上することができると共に、出力電圧における歪み成分を極めて小さくすることができる。

【0049】また、第1スイッチング素子と第2スイッチング素子とをそれぞれ比較器で同時に導通することが 10 ないように制御することで、電源間の貫通電流が発生することはなく、併せて負荷が容量性負荷の場合には消費電力はほとんど無視できるから、低消費電力化が図られる。

### 【図面の簡単な説明】

【図1】本発明の実施例に係る電源回路を示す図。

【図2】本発明の実施例に係る電源回路の動作を説明する図。

【図3】本発明の参考例に係る電源回路を示す図。

【図4】本発明の参考例に係る電源回路の動作を説明する図。

【図5】一般的な液晶表示装置を示す図。

【図6】従来の電源回路を示す図。

【図7】従来の電源回路を示す図。

### 【符号の説明】

O Q11、Q13 Nチャンネル形MOSFET


Q12 Pチャンネル形MOSFET

CP11、CP12 差動増幅器

Vo 出力電圧


Vin 入力電圧

Vref1, Vref2 参照電圧




· Vdd 【図3】 [図4] 161 Vdd Vo **CP12 CP61** Vin Vref **Q12** Vref E lHハベ ۷c t1 t2t3 ŧ4 t5 t6 ۷in Q11

[図5]



[図7]





# 03000

(10) Patent No.: US 6,426,670 B1

(45) Date of Patent:

Jul. 30, 2002

# Tanaka

(54)	POWER CIRCUIT WITH COMPARATORS AND HYSTERESIS

(75) Inventor: Toshimasa Tanaka, Kyoto (JP)

(12) United States Patent

(73) Assignee: Rohm Co., Ltd., Kyoto (JP)

(\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: 09/650,295

(22) Filed: Aug. 29, 2000

(30) Foreign Application Priority Data

Aug.	30, 1999 (JP)	
(51)	Int. Cl. <sup>7</sup>	G05F 1/46
(52)	U.S. Cl	
•		323/275; 323/280; 323/281; 345/211
(58)	Field of Searc	ch 327/112, 538,
	=	327/540, 541, 543; 323/311, 313, 274,
	275	, 280, 281, 283, 284; 345/98, 99, 211,

(56) References Cited

### U.S. PATENT DOCUMENTS

5,087,834 A	٠	2/1992	Tsay 327/541
5,317,254 A	*	5/1994	Olson 327/530

5,821,808 A		10/1998	Fujima	327/541
5,936,455 A	•	8/1999	Kobayashi et al	327/530

### FOREIGN PATENT DOCUMENTS

DE	19732671	4/1998	H03K/5/24
EP	0-631269	12/1994	G09G/3/36
EP	0-929193	7/1999	H04N/5/14

\* cited by examiner

Primary Examiner—Timothy P. Callahan Assistant Examiner—Terry L. Englund (74) Attorney, Agent, or Firm—Hogan & Hartson, L.L.P.

(57) ABSTRACT

A power circuit having an output stage which includes voltage followers. The power circuit comprises first and second switching elements, respectively, connected between two voltage sources. A first comparator is provided to compare an input voltage with the output voltage of a voltage follower associated with the input voltage, and turn on the first switching element if the output voltage exceeds the input voltage. In addition, a second comparator is provided to compare the output voltage with a reference voltage to turn on the second switching element if the output voltage becomes lower than the reference voltage. A reference voltage circuit changes the value of the reference voltage depending on the output of the second comparator.

### 20 Claims, 6 Drawing Sheets






FIG.1 PRIOR ART








FIG.4




FIG.5




FIG.6





FIG.7



## POWER CIRCUIT WITH COMPARATORS AND HYSTERESIS

### FIELD OF THE INVENTION

The invention relates to a power circuit for performing impedance conversion of a given voltage to provide an output, in particular to a power circuit for use in a liquid crystal display (LCD) apparatus which requires a multiplicity of voltage sources.

### BACKGROUND OF THE INVENTION

Apparatuses have been commonly used as display means for portable communication devices such as cellular phones and pagers. In an LCD apparatus, a drive circuit is used to 15 drive a multiplicity of display elements or pixels in a given duty cycle using a multiplicity of bias voltages as shown in FIG. 1.

The LCD apparatus of FIG. 1 comprises:

- a bias circuit 11 for generating a multiplicity of bias voltages by dividing a voltage between a source voltage Vdd and a ground voltage E by a multiplicity of series resistors each having a resistance of about 1 M Ohms;
- a buffer circuit 12 having voltage followers 121-123 for 25 generating outputs by impedance conversion of the respective bias voltages;
- a selection circuit 13 for selectively applying the output voltages of the buffer circuit 12 to the display elements 141 of the LCD to be activated in accordance with the 30 display data; and
- a display panel 14 on which a display pattern associated with the display data is formed by the pixels 141 thus

In the duty operation by the multiplicity of bias voltages, 35 those pixels having voltages applied to the electrodes thereof in excess of a predetermined level will be turned on.

An LCD apparatus having such arrangement must be operated at a low power on the one hand in order to maximize the life of the LCD as much as possible, but on the 40 other hand, in order to provide a good display quality, it must be operable by a large driving power to prevent deterioration of output waveforms especially for a large capacitive load.

To meet these conflicting requirements, conventional LCD apparatuses employ a power circuit formed of voltage 45 followers in a buffer circuit as shown in FIGS. 2 and 3.

As shown in FIG. 2, connected between the source voltage Vdd and the ground voltage E are a constant current source III and an N channel MOSFET Q11 connected in series with each other, providing at the node therebetween an 50 turned on periodically, irrespective of whether a noise exists output voltage Vo. A difference amplifier CP11 is also provided in the power circuit, having a negative or inverting input terminal for receiving an input voltage Vin and a positive or non-inverting input terminal for receiving the output voltage Vo, and generating a gate voltage for the 55 MOSFET Q11.

In the power circuit shown in FIG. 2, a constant current i1 is provided from the constant current source 111. The input voltage Vin and the output voltage Vo are compared in the difference amplifier CP11 to control switching operation 60 of the MOSFET Q11. The output voltage Vo is controlled to balance the input voltage Vin.

In an LCD apparatus capacitive loads are driven by combinatory voltages formed of different bias voltages, which cause such output voltage Vo to fluctuate up and 65 down. Thus, the output voltage Vo deviates off a predetermined voltage for unspecified noise sources. In what follows

2

a noise that causes an upward shift of the output voltage Vo will be referred to as positive noise or H noise, and a noise that causes a downward shift of the output voltage Vo will be referred to as negative noise or L noise.

In the power circuit shown in FIG. 2, as the output voltage Vo is pushed up appreciably by an H noise, the MOSFET Q11 is turned on by the output voltage of the difference amplifier CP11 to lower the output voltage Vo, until the output voltage Vo balances the input voltage Vin. Thus, the ability of the circuit to lower the output voltage Vo raised by a positive noise depends on the driving power of the MOSFET 011.

On the other hand, if the output voltage Vo is lowered by an L noise, the MOSFET Q11 is turned off by the output of the difference amplifier CP11, and a s a result, a constant current i1 is supplied from the constant current source 111, which gradually pushes up the output voltage Vo. The output level of the difference amplifier CP11 will become high to turn the MOSFET Q11 as t he output voltage Vo equals the input voltage Vin, thereby keeping the output voltage Vo at the same level of the input level Vin. Thus, the ability of the power circuit to raise lowered output voltage Vo is determined by the magnitude of the constant current il from the constant current source I11.

It is noted that the MOSFET Q11 keeps the current i1 flowing to have the output voltage Vo balancing the input voltage Vin.

In this way, in order to suppress noises, especially L noises, it is necessary to make the constant current i1 sufficiently large, which opposes, however, the aforementioned requirement that the power to drive the LCD circuit should be low.

FIG. 3 illustrates a conventional circuit with an improvement to overcome such problem as discussed above in conjunction with FIG. 2, in which a P channel MOSFET Q12 and a further constant current source I12 are connected in parallel with the constant current source III. The basic structure and function of the improved circuit are the same as those of FIG. 2.

In the arrangement shown in FIG. 3, the MOSFET Q12 is supplied at the gate thereof with a periodic control signal for turning on the MOSFET Q12 at times when noises are supposedly likely to superpose on the output voltage Vo, thereby turning on the MOSFET Q12 to provide an extra constant current i2 from the constant current source I12 superposing on the constant current i1 from the constant current source III, which adds to the power circuit a counteractive power against L-noises.

However, in this arrangement, the MOSFET Q12 is affecting the output voltage Vo or not. Hence, although anti-L noise capacity is improved a little, the improvement cannot be a fundamental solution to the drive circuit for LCD apparatus.

"We see therefore that conventional drive circuits still suffer from a contradiction in suppressing the constant current on the one hand to prolonging the life of an LCD apparatus, and enhancing the current to suppress noises, especially L noises."

### SUMMARY OF THE INVENTION

In accordance with one aspect of the invention, there is provided a power circuit comprising:

- a first switching element connected between an output terminal of the power circuit and a first voltage supply;
- a second switching element connected between a second voltage supply and the output terminal;

3

- a first comparator for comparing an input voltage with an output voltage at the output terminal, to turn on the first switching element if the output voltage exceeds the input voltage;
- a second comparator, having an input end and an output end, for comparing the output voltage with a reference voltage, to turn on the second switching element if the output voltage becomes lower than the reference voltage; and a reference voltage circuit for changing the reference voltage depending on a voltage value at the output end.

The second switching element of the power circuit is turned on in raising the output voltage, so that the power need to run a load is significantly reduced as compared with conventional constant current type power circuits.

The second comparator exhibits hysteresis during operation. The hysteresis of the second comparator controlling the second switching element may improve noise reduction, and hence output distortions caused by the noise in the power circuit.

By controlling the first and second comparators, respectively, so as not to make the first and the second switching elements conductive simultaneously, no interpower supply current will be generated in the power circuit. Thus, power consumption by the power circuit of the <sup>25</sup> invention is greatly reduced.

The reference voltage circuit may include a resistor and a third switching element controlled by the voltage value at the output end and provided between the input end of the second comparator for receiving the reference voltage and either one of the first voltage supply and the second voltage supply.

In this arrangement, the reference voltage to the second comparator is automatically switched between two levels in accordance with the output of the second comparator. In other words, the arrangement adds to the second comparator a hysteresis character with respect to the output voltage.

The third switching element as well as the first and the second switching elements, respectively, can be MOS-FETs.

Further, the first switching element can be an N channel MOSFET, the second switching element can be a P channel MOSFET, and the third switching element can be an N channel MOSFET.

The power circuit having this arrangement can control the switching elements involved at a very low power in response to the output voltages of the first and second comparators, respectively.

In accordance with another aspect of the invention, there is provided a display apparatus comprising a bias circuit, a buffer circuit electrically coupled to the bias circuit, a selection circuit electrically coupled to the buffer circuit, and a display panel electrically coupled to the selection circuit, wherein the buffer circuit is made up of the previously 55 mentioned power circuit.

### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic view of a typical LCD apparatus.;

FIG. 2 is a conventional power circuit for use in an LCD as shown in FIG. 1;

FIG. 3 is a similar conventional power circuit;

FIG. 4 is a circuit diagram of a power circuit according to the invention;

FIG. 5 is a graph illustrating a behavior of the power circuit of FIG. 4;

4

FIG. 6 is a circuit useful in understanding the power circuit of FIG. 4 of the invention;

FIG. 7 is a graph illustrating a behavior of the circuit of FIG. 6.

# DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Referring now to FIGS. 4 though 7, the invention will now be described in detail. Referring first to FIG. 4, there is shown an exemplary power circuit according to the invention for use as voltage followers for example.

As shown in FIG. 4, a P channel MOSFET Q42 and an N channel MOSFET Q41 are connected in series between a first voltage supply providing a supply voltage Vdd and a second voltage supply E providing the ground voltage, to generate at the node A thereof an output voltage Vo. The MOSFET Q42 serves as a switch for supplying electric power to a capacitive load such as a common electrode of an LCD selectively connected to the node A, while the MOSFET Q41 serves as a switch for draining electric energy from the load.

When an input voltage Vin is entered at an inverting terminal of a difference amplifier CP41, and the output voltage Vo is entered at a non-inverting input terminal of the difference amplifier CP41, the difference amplifier CP41 serves as a comparator comparing the two inputs to generate an output, which is supplied to the gate of the MOSFET O41.

The inverting input terminal of the difference amplifier CP42 is supplied with a reference voltage Vref which selectively assumes either a high reference voltage Vref1 or a low reference voltage Vref2 in accordance with the condition of the power circuit. The output voltage Vo is input to the non-inverted input terminal of the difference amplifier CP42 serving as a comparator. The output voltage Vo is compared with the reference voltage. The output of the comparator (potential at point C) is applied to the gate of the MOSFET Q42. Connected between the voltage supply at voltage Vdd and the ground at voltage E are resistors R41 and R42 connected in series. A resistor R43 and an N channel MOSFET Q43 connected in series with each other are connected in parallel with the resistor R42.

Consequently, point B has a reference voltage which equals either Vdd×R42/(R41+R42) (referred to as the high reference voltage Vref1) or Vdd×(R42×R43)/(R41×R42+R42×R43+R43×R41) (referred to as lower reference voltage Vref2), depending on whether the MOSFET Q43 is turned on or off.

The gate of the MOSFET Q43 is connected to the output of the difference amplifier CP42, so that the gate has the same voltage as the output. Hence the difference amplifier CP42 exhibits a hysteresis.

In most cases, the high reference voltage Vref1 is the same as the input voltage Vin. Any one of the outputs of the bias circuit 11 of LCD apparatus shown in FIG. 1 can be used as the input voltage Vin.

Referring to FIG. 5, the operation of the power circuit shown in FIG. 4 will now be described. This power circuit may be used as a drive circuit of an LCD apparatus in driving capacitive loads, where various bias voltages are generated and used in combination. The power circuit shown in FIG. 4 may provide such bias voltage, thus, under the influences of these bias voltages, the output voltage Vo deviates from a predetermined level because it is pushed up by H noises or pulled down by L noises.

6

Under a normal operating condition, the output voltage Vo is substantially the same as the input voltage Vin, and the MOSFET Q42 is turned off. The condition of the MOSFET Q41 is indefinite in that it can assume the ON state and the OFF state equally well. Meanwhile, the output of the difference amplifier CP42 is at H level and the MOSFET Q43 is in the ON state, so that the B point voltage equals the lower reference voltage Vref2.

To help readers understand the operation of the power circuit, relationships among various voltages involved is <sup>10</sup> shown below, using tentative voltages.

Vin (3.0 V) = Vo (under normal operation)

= Vref1 > Vref2 (2.7 V)

If an L noise is superposed on the output voltage Vo (at time t1), the output voltage Vo tends to decrease. As the output voltage Vo is lowered to the level of the reference voltage Vref2, the output of the difference amplifier CP42 is inverted, generating at the output terminal thereof a low level voltage L. Consequently, the MOSFET Q42 is turned ON, resulting in a current flowing from the voltage supply at Vdd through the MOSFET Q42. At the same time, the MOSFET Q43 is turned OFF, providing the difference amplifier CP42 with the high reference voltage Vref1.

If, however, the output voltage Vo is lower than the normal operating voltage, i.e. Vin, the MOSFET Q41 is turned OFF since then the output voltage of the MOSFET 30 Q41 is low L.

Upon activation of the MOSFET Q42, a current is supplied from the voltage supply Vdd to the load. If a large L noise exists, the output voltage Vo will become lower than the reference voltage Vref2 (at time 11) and will begin to increase some time later at time 12. In this case, since the reference voltage of the difference amplifier CP42 is high Vref1, the current keeps flowing from the supply voltage Vdd through the MOSFET Q42 which causes the output voltage Vo to rise above the low reference voltage Vref2.

As the output voltage Vo reaches the high reference voltage Vref1 at time 13, the output of the difference amplifier CP42 is inverted to high level H. This turns the MOSFET Q42 off and the MOSFET Q43 on, so that the reference voltage Vref for the difference amplifier CP42 becomes low Vref2, thereby allowing the power circuit to restore the normal operating condition.

In short, in the power circuit shown in FIG. 4, the difference amplifier CP42 has hysteresis with respect to the output voltage Vo.

If, on the other hand, an H noise is superposed on the output voltage Vo during a normal operation, at time t4 say, the output voltage Vo rises. It continues to increase until it exceeds the input voltage Vin, when the output of the difference amplifier CP41 becomes high H to turn on the MOSFET Q41.

While the output voltage Vo is above the normal level, the output of the difference amplifier CP42 is high H and the MOSFET Q42 is turned off.

As the MOSFET Q41 is turned on, a current is drawn from the load. Meanwhile, the output voltage Vo increases above the input voltage Vin due to the energy of the H noise, and begins to decrease later at time t5. The output voltage Vo will further decrease, until it balances the input voltage Vin 65 at 16 say to turn off the MOSFET Q41, allowing the power circuit to return to the normal operating condition.

It is seen that the power circuit of the invention advantageously operates as describe above, owing to the hysteresis character of the difference amplifier CP42. This feature of the invention will be better understood by comparing the invention with a referential circuit as shown in FIG. 6, having no hysteresis character. The behavior of the circuit of FIG. 6 is shown in FIG. 7.

The referential circuit shown in FIG. 6 has the same structure as the inventive circuit shown in FIGS. 4 and 5 except that the former circuit has only one reference voltage Vref.

In the referential circuit shown herein the reference voltage Vref is set a little lower than that of the input voltage Vin. Since the driving power of the MOSFET Q42 is made as large as that of the MOSFET Q41 to enable quick absorption of noise from the load, this lower setting of the reference voltage is necessary because otherwise the MOSFET Q41 and the MOSFET Q42 would be simultaneously conducted, resulting in a large current between the voltage supply at Vdd and the ground.

Under a normal operating condition where the output voltage Vo is held at the input voltage Vin, if an L noise is superposed on the output noise Vo (at time t1), the output voltage Vo decreases with time as low as the reference voltage Vref, at which the difference amplifier CP42 is inverted and its output shifts to a low level L. Thus, the MOSFET Q42 is turned on, causing the voltage supply Vdd to supply a current to the load.

On account of the energy brought by the L noise, the output voltage Vo is further lowered below the reference voltage Vref, until the energy is exhausted at time 12 when the output voltage Vo begins to rise.

When the output voltage Vo balances the reference voltage Vref at time 13, the output of the difference amplifier CP42 is inverted from L to H, so that the MOSFET Q42 is turned off. Consequently, the output voltage Vo remains at the level of the reference voltage Vref which is lower than the anticipated normal output voltage.

If then an H noise is superposed on the output voltage Vo (at time 14) while the output voltage Vo is at Vref, the output voltage Vo begins to rise. As the output voltage Vo exceeds the input voltage Vin, the difference amplifier CP41 is turned on by the high output (H) of the difference amplifier CP41.

The output voltage Vo overshoots the input voltage Vin due to the energy of the H noise at t5, and thereafter begins to decrease as shown in FIG. 7. The output voltage Vo continues to decrease until it balances the input voltage Vin at time t6, when the MOSFET Q41 is turned off to restore the normal operating condition of the power circuit.

In this way, once disturbed by an L noise, the power circuit can recover the output voltage only up to the reference voltage Vref if the difference amplifier CP42 has no hysteresis character. Therefore, the distortion in the output of the power circuit caused by an L noise remains as much as (Vin-Vref), unless an H noise follows the L noise as shown in FIG. 7. However, one may not always anticipate such H noise to restore the output.

As a solution to eliminate such L noise distortion, the reference voltage Vref could be set equal to or close to the input voltage Vin. However, since there is always some error involved in setting the reference voltage and there is always some allowance in the rating of the components used, it is difficult to set up an exact reference voltage Vref as desired, and therefore there is always a chance of simultaneous conduction of the MOSFET Q41 and MOSFET Q42, which results in a so-called inter-power supply current between the

power supplies. In order to avoid such drawbacks, it is inevitable to set the reference voltage Vref a little lower than the input voltage Vin.

In contrast, the invention allows the MOSFET Q42 to be turned on only when a current is required for the load or for raising the lowered output voltage Vo to the normal level, as described in conjunction with FIGS. 4 and 5. This implies that the impedance of the MOSFET Q42 can be very small. Thus, the power circuit of the invention can provide a much greater current to the load as compared with conventional 10 constant current type power circuits, which implies that the power circuit of the invention has an enhanced driving power to a highly capacitive load.

It will be recalled that because of the hysteresis character 15 of the difference amplifier CP42 controlling ON/OFF operations of the MOSFET Q42, the power circuit of the invention can minimize the influences of both H noises and L noises. It should be appreciated that the output voltage Vo can be set to a given input voltage Vin from above and below Vin, corrected to the level of the input voltage Vin if the output voltage is deviated above or below Vin.

It will be also recalled that the current providing MOS-FET Q42 and the current absorbing MOSFET Q41 are conditioned not to be conductive simultaneously by the 25 respective difference amplifiers CP41 and CP42, so that an inter-source current will never be incurred. In addition, the power consumption by the power circuit will be negligibly small if the load is capacitive. Thus, the invention enables a design of a compact power circuit which includes advanta- 30 geously smaller elements such as MOSFETs consuming only a small amount of electric energy.

What I claim is:

- 1. A power circuit comprising:
- a first switching element connected between an output 35 terminal of the power circuit and a first voltage supply;
- a second switching element connected between a second voltage supply and said output terminal;
- a first comparator for comparing an input voltage with an 40 output voltage at said output terminal, to turn on said first switching element if said output voltage exceeds said input voltage;
- a second comparator, having an input end and an output end, for comparing said output voltage with a reference 45 voltage, to turn on said second switching element if said output voltage becomes lower than said reference voltage; and
- a reference voltage circuit for changing said reference voltage depending on a voltage value at said output 50
- 2. The power circuit as set forth in claim 1, wherein said reference voltage circuit includes a resistor and a third switching element controlled by said voltage value at said output end and provided between said input end of said 55 and second switching elements are MOSFETs. second comparator for receiving said reference voltage and either one of said first voltage supply and said second voltage supply.
- 3. The power circuit as set forth in claim 2, wherein said first, second and third switching elements are MOSFETs.
- 4. The power circuit as set forth in claim 3, wherein said first switching element is an N channel MOSFET and said second switching element is a P channel MOSFET.
- 5. The power circuit as set forth in claim 3, wherein said third switching element is an N channel MOSFET.
- 6. The power circuit as set forth in claim 1, wherein said second comparator exhibits hysteresis during operation.

- 7. A display apparatus comprising:
- a bias circuit;
- a buffer circuit electrically coupled to said bias circuit comprising;
  - a first switching element connected between an output terminal of said buffer circuit and a first voltage supply;
  - a second switching element connected between a second voltage supply and said output terminal;
  - a first comparator for comparing an input voltage with an output voltage at said output terminal, to turn on said first switching element if said output voltage exceeds said input voltage;
  - a second comparator, having an input end and an output end, for comparing said output voltage with a reference voltage, to turn on said second switching element if said output voltage becomes lower than said reference voltage; and
  - a reference voltage circuit for changing said reference voltage depending on a voltage value at said output end: and
- a selection circuit electrically coupled to said buffer circuit; and
- a display panel electrically coupled to said selection circuit.
- 8. The display apparatus as set forth in claim 7, wherein said reference voltage circuit includes a resistor and a third switching element controlled by said voltage value at said output end and provided between said input end of said second comparator for receiving said reference voltage and either one of said first voltage supply and said second voltage supply.
- 9. The display apparatus as set forth in claim 8, wherein said first, second and third switching elements are MOS-
- 10. The display apparatus as set forth in claim 9, wherein said first switching element is an N channel MOSFET and said second switching element is a P channel MOSFET.
- 11. The display apparatus as set forth in claim 9, wherein said third switching element is an N channel MOSFET.
- 12. The display apparatus as set forth in claim 7, wherein said second comparator exhibits hysteresis during operation.
  - 13. A method of providing power, comprising the steps of: comparing an input voltage with an output voltage;
  - turning on a first switching element if said output voltage exceeds said input voltage;
  - comparing said output voltage with a reference voltage, wherein said reference voltage can change in value between at least two different voltage values without a corresponding change in said input voltage; and
  - turning on a second switching element if said output voltage is lower than said reference voltage.
- 14. The method as set forth in claim 13, wherein said first
- 15. The method as set forth in claim 14, wherein said first switching element is an N channel MOSFET and said second switching element is a P channel MOSFET.
- 16. The method as set forth in claim 13, further compris-60 ing the step of turning on a third switching element if said output voltage exceeds said reference voltage.
  - 17. The method as set forth in claim 16, wherein said first, second, and third switching elements are MOSFETs
- 18. The method as set forth in claim 17, wherein said first 65 switching element and said third switching element are N channel MOSFETs, and said second switching element is a P channel MOSFET.

- 19. The method as set forth in claim 13, wherein said voltage value of said reference voltage is one value when said output voltage is greater than said reference voltage and another value when said output voltage is less than said reference voltage.
- 20. The method as set forth in claim 13, wherein hysteresis is exhibited during said comparing of said output voltage with said reference voltage.

\* \* \* \* :